□ □ Push Current OR Current XRef Retrieval C . . Inventor A BRS bara A SAR torm | 图 mage | 別 lect | | 個 HTAL Eperph | List | Ellower | Queur | Lies |
Dos | USPAT US PGPUB
Detail operator | Off 2 13 and 14 AIEAST - IDCIGUILEAST Workspace (flat Panel LANDSCAPE) was life. Yes, Edit Lock Wroten, Heb. Document ID 9/2003 10/012,544 1 Hers Oberset HINK

引EAST Bro

ew » Look » Window "Hoto

We become the part of the pa	The state of the s
2002	
P. G. GO S. S. S. S. S. S. S. S	
44	
PXGGOS X	***************************************
Pergon 12 12 12 13 14 15 15 15 15 15 15 15	*******
	-C-
44	No. of Street, or other
44	Andreas de
44	Annual Control
444	V. C. S. V. W. W.
Pages 13 14 15 15 15 15 15 15 15	-
Pages 44 13 6 6 7 1 42	The state of the s
113 44 44 6 6 6 7 7 7 7 7 42	
9 9	carrier ma.
B1 B1 B1 A A 4374	***************************************
164 164 099 009	CONTRACTOR OF THE PERSON
5551 5187 1205 1003	
15 US 551488 B1 4 4 25 25 1488 B1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Character of the last
	Charles and the Control of the

US-PAT-NO:

医智久 平

6187164

NTIFIER: US 6187164 B1 for Certificate of Correction** DOCUMENT-IDENTIFIER: ** See image

TITLE:

Method for creating and testing a combinatorial array employing individually addressable electrodes

Description Text - DETX (3): Detailed

The individually addressable electrode arrays 10 of the present invention are illustrated in FIGS. 1A and 1B. The arrays 10 consist of either sixty-four or sixty-ix independent electrodes 12 (with areas of between 1 and 2 mm.sup.2) that are fabricated on inert substrates 14. Arrays with as little as 10 or as many as 100 electrodes may be ande in accordance with the methods provided in the present invention. Example substrates include, but are not limited to, periphery of the substrate with wires 16. The electrodes 12, associated wires 16, and contact pads 13 are fabricated from conducting materials (such as gold, silver, platinum, copper, or other commonly used electrode materials). In a preferred embodiment of the present invention, the arrays are fabricated on standard 3" thermally oxidized single crystal silicon wafers, and the glass, quartz, sapphire, alumina, plastics, or thermally treated silicon. Other suitable substrate materials will be readily apparent to those of skill in the art. The individual electrodes 12 are located substantially in the center of the substrate 14, and are connected to context pags 13 around the periphery of the substrate with wires 16. The electrodes 12, associated wires electrodes are gold with surface areas of about 1.26 mm. sup. 2.

Detailed Description Text - DETX (4):

insulating layer). Because of the insulating layer 18, it is possible to connect a lead (e.g., an alligator clip) to the outer portion of a given contect pad and address its associated electrode while the array is immersed in solution, without having to worry about reactions. solution, without having to worry about reactions that can occur on the wires or peripheral contact pads. The insulating layer may be, for example, glass, silica (Sio. sub. 3), alumina (Al. sub. 2 O. sub. 3), magnesium oxide (MgO), silicon nitride (Si. sub. 3), Nsub. 4), boron nitride (BN), yttrium oxide (Y. sub. 2 O. sub. 3), titanium dioxide (Tio. sub. 2), hardened photoresist, or other suitable material known to be insulating in nature. Still referring to FIGS. IA and IB, a patterned insulating layer 18 cover the wires 16 and an inner portion of the partipheral contact pads 13, but lea the electrodes and the outer portion of the peripheral contact pads exposed (preferably approximately half of the contract pad is covered with this

Detailed Description Text - DETX (13):

Referring to FIG. 4C, an exploded view of the components of the anode assembly is shown. The glass housing 82 of the cell is fit over the inner flange 106 of a molded edapter 102 and is held in place against the adapter with an orzing 100. This orzing provides a water-tight seal for this part of the assembly. The diameter of the outer flange 104 of the adapter 102 is the same as that of the glass housing, while that of the inner flange 106 is slightly smaller allowing one half of it to fit into the glass housing and the other half of it to fit into the remaining pieces of the anode assembly. A groove 108 is cut into the lower lip of the adapter 102. This groove holds an

(12) United States Patent Warren et al.

6,187,164 B1 Feb. 13, 2001 S (45) Date of Patent: (10) Patent No.:

METHOD FOR CREATING AND TESTING A COMBINATIORAL ARRAY EMPLOYING INDIVIDUALLY ADDRESSABLE ELECTRODES <u>8</u>

Christopher J. Warren, Mountain View, Robert C. Haushalter, Los Gatos, Leonld Matsler, Cupertino, all of CA (US) Inventors: 3

7

٠

5,496,463 5,541,391 5,641,391 5,656,139 5,667,667 5,667,667 5,695,813

Under 35 U.S.C. 154(b), the term of this patent shall be extended for 0 days. Symyx Technologies, Inc., Santa Clara, CA (US) Assignee: Notice:

205/80

205/88

Langenskiöld et al. Kawachi et al.

Transvarus et al.

3/1922 3/1924 9/1934 10/1934 6/1935 6/1935 1/1996 3/1996 9/1996

5,356,756

204/224 204/224 430/315

Senofrio

Appl. No.: 09/119,187

€

E

Richarz, Frank, et al. "Surface and electrochemical charac-

OTHER PUBLICATIONS

Jul. 20, 1998 Filed: ਰ 8 Related U.S. Application Data

Continuation-in-part of application No. 08/941,170, filed on Sep. 30, 1997.

205/123; 205/136; 205/118; 205/122; 205/123; 205/136; 205/175; 205/182 C25D \$/02; C25D 21/12 U.S. Cl. ... Int. Cl. 65.03

205/123, 228, 81, 136, 775, 782; 204/224, 230.7, 230.7, Field of Search

88

U.S. PATENT DOCUMENTS References Cited

8

205/128 205/128 118/697 427/76 4,082,619 4,155,815 4,539,932 4,689,246

mization of electrodeposited PhRu alloys," Surface Science, vol. 335, pp. 361–371, (1995). Month of publication not available. Chu, Deryn, et al. J. Electrochem, Soc., vol. 143, No. 5, pp. 1685-1690, (1996). Morth of publication not available. Primary Examiner—Kathryn Gorgos Assistant Examiner—William T. Leader · cited by examiner


Darden;


(74) Attorney, Agent, or Firm-Dobrusin Thennisch & Lorenz PILC

ABSTRACT

An electrochemical deposition and testing system consisting of individually addressable electrode arrays, a fully automated deposition bead, and a parallel screening apparatus is described. The system is capable of symbosizing and screening militims of new compositions at an unprecedented rate.

16 Claims, 6 Drawing Sheets





☐ Pust P. Highlight all MUM

##EAST Browser - US: (16) 7 not 51 US 6241868 B11 11 ag. S1 Doc: 7/16 [50R1ED] | Format + KWIC | Fis | Fest | Yest 71 cots | Window | Usb 10/012,544 9/2003

X 6 X

6,241,868 B1 Jun. 5, 2001

S

Patent No.:

(65)

(12) United States Patent

Biggs et al.

(45) Date of Patent:

205/125 205/125 205/125 205/145

Canaperi et al.
Farroq et al.
Rimse et al.
Putton et al.

5,516,416 5/1996 C 5,935,404 8/1999 F 6,117,29 * 9/2000 B 6,139,712 * 10/2000 P

s. Glen N. Blegg; Donald M. Brewer, obb. of Wappingers Palls, James E. Fluegel, Twopingers Palls, James E. Hopewell Junction, Adwanl K. Hopewell Junction, Adwanl K. Palmatler, Royewell Junction, all of NY (US)

cited by examiner

U.S. PATENT DOCUMENTS

References Cited

8

METHOD FOR ELECTROPLATING A FILM ONTO A SUBSTRATE

£ છ

Inventors:

								_
Kind Codes Sout	TAGEN	USPAT	USPAT	USPATIN	USPAT	USPAT	USPAT	
ď		C	C	C	C	L		want of and withdraw south bounded
S S R		יי	Ľ	ш	ני	u	L	COURT PARTY
S		ÞΣ	Σ	ļ	ıΣ	lΣ	2	2000
n 📰					ב			100
_	ш	u	ָ ט ע	נו	Ľ	u	L	0.0000000000000000000000000000000000000
2002		נו	ш	ш	נו	ū	L	
C.	ם	ㅁ	ם	Ľ	ш	ם	L	Brend .
		Ľ		נים		u	L	out there
(T.	נט	Ľ	ㅁ	ㅁ	С		L	1000
Pages	52	47	54	35	46	28	6,	W. V. V. Color
A QI	22	22	7	22	22	11	7	
Document	us 6599402 BZ	US 6585876 BZ	3 V US 6582578 B1	6576110 BZ	5 US 6551484 B2	6416647 BL	US 6241868 B1	
	63	8	25	E O	ŝ	S	ng	
W 7	1	2	3	4 US	5	9 3	7	

US-PAT-NO:

Ħ us 6241868 DOCUMENT-IDENTIFIER:

Method for electroplating a film onto a substrate TITLE:

Claims Text - CLFX (2):
a providing a substrate with a top side including a plating surface having
a prunchity of plating seeds, an underside having a plurality of contact pads,
and a peripheral edge, wherein said plating seeds are electrically connected to plurality of contact pads; and a peripheral

. CCOR Original Classification -Current US 205/118

© M B X ± ↓↑ ↑ ◀ U B | ? Ø Ø D G 4 d Ø O B # Ø @ B B B B B

International Business Machines Corporation, Armonic, NY (US) Assignee: 3

& Prestia; Ira D.

Primary Examiner—Kathryn Gorgos Assistant Examiner—Erica Smith-Hicks (74) Attorney, Agent, or Firm—Ratner Blecker, Esquire

ABSTRACT

(5)

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Notice:

 $\widehat{\mathbb{C}}$

Appl. No.: 09/541,018

Related U.S. Application Data

Mar. 31, 2000

Filed:

3

ਰ

Division of application No. 09/181,129, filed on Oct. 28, 1998, now Pat. No. 6,077,405. 8

U.S. Cl. Fleid of Search Int. Ci.' 388


14 Claims, 4 Drawing Sheets

205/118 205/118

C25D 5/02

substrate. Contact on the contact pats is made within a liquid-ught region. The contact pats are connected to the plating surface through the substrate. Because the contact scheme is provided within a liquid-ught region on the undenside of the substrate, the contacts do not crode or become plated, nor do they consume an area of the plating surface.

contact made to contact pads on the underside of the A method for electroplating a film onto a substrate. Electrical power is supplied to the plating surface through electrical



 \Box

	ž
	ormat :
	E
	1/42 (
	Doc:
	ag: S
	96624
	US 65
4	1916
'n	5 am
12,	121
[0/0]	5T Browser - L.17: (
-	ser -
003	Brow
ō	局

I						ı	ı					-	-	Annual Control of the	
	ě	Document ID 7 Pages	A GI	Pages	7	1.	e.			n	S	C	d	Kind Codes	306
	60	18 4299659 BI	В1	115	L	L	L	L	L	L	Ŀ	L	L		USPA
26	85	us 6593649 B1	B1	13		ü		400	ū	152		D			USPAT
200	60	us 6562656 B1	B1	24	בו	L	Б	ū	ם	ıΣ	ш	u	c	Anna est de la companya de la compa	USPAT
10	9 EO	6548393 B1	18	28	ם	ני	u	ים	ים	Σ	╚	נו	ני		USPA
113	CO.	us 6537831 B1	B1	18	ш	נים	u	Ľ	ם	ĺΣ	С	ב	ם	And a second of disperse to second a second as a second a	USPAT
4	80	6 🔆 us 6506672 B1	B1	1.9		ш	נו	ш	□	ĽΣ	ш	Ü	ם		USPA
1	າ ບຣ	6499216 B1	B1	1.9	u	U	Ľ		ים	D	u	U	U		USPAT
2			8		Ċ	Ç				Ž	Š		C		
		STATE OF THE RESERVE AND ADDRESS OF THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS		Contract of the last of the la		-									

6596624 US-PAT-NO:

us 6596624 B1 DOCUMENT-IDENTIFIER:

◎ 図 🛪 🛨 ↓ ↑ 〒 ≰ 切 💁

Process for making low dielectric constant hollow chip tructures by removing sacrificial dielectric material TITLE:

ifter the chip is joined to a chip carrier structures by removing

KWIC

Summery Text - BSTX (11): Brief

had been obtained during electroplating. The present invention, in which solid dielectric material is replaced by air or vacuum in order to obtain a mechanically sound, multilevel final structure having minimal Er, was not An article on pp. 573-585 published in the IBM Journal of Research and Development Volume 42 No. 5, September 1998, "Blectrochamical process for advenced package fabrication", coauthored by 3. Krongalb, J. A. Tornallo and I. T. Romankim, the latter of whom is the inventor herein, includes a description of a process of making, and certain performance measurements of, a multilevel structure which incorporates polyimide dielectric layers and is on a chip carrier. In preparation for creating the scanning electron micrograph (8EM) images of the structure, seen as PIGS. 3 and 4 on p. 580 and PIG. 5 on p. 581, polyimide was removed from a region of the structure by ashing in an oxygen contact assumed that dielectric such as polyimide would provide an minimum Br which the reference. Up to the time of the present invention it was containing plasma. Electrical measurements were performed in order to ascertain that the metallurgy was sound and that good metal-to-metal co would be adequate for the thin film package (chip carrier). foretold by

- BSTX (15): Brief Summery Text

In an article "Future interconnect technologies and copper metallization" pages 63, 64, 68, 72, 74, 76 and 79 of the October, 1998 issue of the journal solid steer Technology, authors X, W. Lin and Dipu Pramanik describe a movement to <u>electroplated</u> copper wiring from aluminum wiring in the ICs of the future as an inevitable necessity. The authors further identify physical vapor deposited (PVD) or chemical vapor deposited (CVD) Ta, TaN, Si3N4 or W as known barriors to copper diffusion into silicon. Pleted Cu is used in the present invention, conjunction with diffusion barriers. j. G

Detailed Description Text - DETX (7):

(neither shown) have been deposited and conductive copper wiring patterned onto the substrate (5). Support studs (7) around the periphery of the chip provide additional support as well as heat dissipation. The additional supports are preferably made of the same material as the wiring (6) and the conductive vias (9), praferably copper, and deposited by plating. Vias (9) are used as Conductive vias join a The silicon substrate (5) of a structure of the present invention for BEOL application is shown in FIG. 1A. An interdiffusion barrier followed by seed conductors between whing levels and as support studs. Conductive vincentities of whiling levels and ultimetely terminate at contact pads (4).

resist is applied, exposed and developed and Detailed Description Text - DETX (30): 7. A seed layer is sputtered, resi

(12) United States Patent Romankiw

(10) Patent No.: (45) Date of Patent:

Jul. 22, 2003

6,596,624 B1

S

Clevenger et al. Buchwalter et al. 6,184,121 B1 • 2/2001 6,204,165 B1 • 3/2001 6,255,712 B1 7/2001

H011/21/768 OTHER PUBLICATIONS 47999 Z330001 A

B

Lubomyr Taras Romankiw, Briarcliff

Inventor:

હ 3 ε

Mazior, NY (US)

International Business Machines Corporation, Amonk, NY (US)

Assignee:

Notice:

PROCESS FOR MAKING LOW DIELECTRIC CONSTANT HOLLOW CHP STRUCTURES BY REMOVING SACRIFICAL DIELECTRIC MATERIAL AFTER THE CHIP IS JOINED TO A CHIP CARRIER

<u>&</u>

FOREIGN PATENT DOCUMENTS

tric in LSI's: Demonstration of Feasibility," IEEE Transactions on Electron Devices, vol. 44, No. 11, Nov. 1997, pp. Batchelder, Tom et al, In-line cure of SOD low-k films, Mar. 1999 Solid State Technology, pp 31,32,34. M.B. Anand et al., "Use of Gas as Low-k Interlayer Dielec-

(List continued on next page.)

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 75 days.

Olsen; Robert Primary Examiner—Carl Whitehead, Jr.
Assistant Examiner—Stephen V. Smoot
(74) Antorney, Agent, or Firm—Indith D.
Trepp

ABSTRACT

63

438/623, 631, 633, 113

U.S. PAIENT DOCUMENTS

References Cited

(20

Potter et al.

2/1990 + 12/1992

1,899,439

438/619; 438/623; 438/633

U.S. Cl. Field of Search .

588

Int. CL.

Related U.S. Application Data Provisional application No. 60/146,772, filed on Jul. 31, 1999.

8

Jul. 19, 2000 Appl. No.: 09/619,745

Filed:

3

3

periphery of the chip. The temporary dielectric is removed subsequent to joining by dissolution or by ashing in an Disclosed is a multilayer integrated circuit structure joined to a chip carrier, and a process of making, in which the area normally occupied by a solid dielectric material in the IC is at least partially hollow. The hollow area can be filled with a gas, such as air, or placed under vacuum, minimizing the dielectric constant. Several embodiments and processing variants are disclosed. In one embodiment of the invention, the wiring layers, which are embedded in a temporary dielectric, alternate with via layers, also embodded in a emporary dielectric, in which the vias, besides establishing electrical communication between the wiring layers, also provide mechanical support for after the temporary dielecactures though the interior levels and at the tric is removed. Additional support is optionally provided by subsequent to

205/123

Kurtz et al. Chellis et al. Matthews

Bothra et al.

10/1995 1/1995 10/1996 8/1998 10/1998 1/2000 3/2000


\$176,132 A \$176,132 A

24 Claims, 6 Drawing Sheets

257/522 438/756 257/758

Hause of al.

Reth et el.



ш	133
	W
100	28
ж	33
м	
ш	188
н	8
7.	12
ш	3.5
-	
Ĕ	=
10	28
100	For Vew Tork Wrotes Heb
	8
ব	数:
ш	li.
	1
	100
н	8
	1
13	19
3	89
в	8
. 2	3
C	
ш	4
S	u
•	3
	AST Browser - L17: (42) 15 and 16 US 635066

3 B1 | Tag: S | Doc: 11742 (SORTED) | Format : KWIC

			Document ID v Pages 1 (2 3	Pages	H	Š	6.	Ī	-775.3	n	to.	O	d	U S C P Kind Codes South	Sout
	2	UB	TB TE84E59 BD	18	П		ם		17		ıΣ	u			USPAT
Fa.	· · ·	85	6506672 B1	19	ш	П	L	Ľ	ũ	ם	DΣ	C	С		USPAT
	7	GD.	us 6499216 Bl	19	ם	ш	ш	ш	ם	ш	ıΣ	U	ш		USPAT
	æ	n3	6492252 B1	59	ш	L	נו	נו	u	U	lΣ	ם	С		USPAT
	6.	85	6483330 B1	18	ш	ш	ш	L	C	ם	ıΣ	ם	ш		USPAT
(۵)	10	En.	us 6388322 B1	14	ם	ш	ם	П	Ľ	П	D	ם	ם		USPAT
12	E	82	us 6350668 B1	3.9	L	L	L	L	L	L	lΣ	L	L		USPAT
III III	Н				O										7
* 4	US-PAT-NO:	AT-1	NO:	6350668	8										3 0
Ł Į	росп	MEN	DOCUMENT-IDENTIFIER:	us 6350668 BL	5066	69	-								
Ŷ	TITLE:	ŭ		LOW C	ost	chi		2	pac	tage	and	metho	o pc	Low cost chip size package and method of fabricating the	

3									8	6350668	NO:	PAT-	US-PAT-NO:
					30			A					-
USPAT	L	L	l <u>e</u>		L	L	L	L	L	13.9	na 6350668 B1	8	11
USPAT	ם	נו	Σ		Ľ	ш			ם	14	us 6388322 B1	23	10
USPAT	ш	ם	צו			L	ഥ	ட	ш	18	us 6483330 B1	23	6
USPAT		ני	ĺΣ	□	נו		Ľ		יי	59	US 6492252 B1	n3	
USPAT		ב	IΣ	╚	נו		╚	L	ם	1.9	us 6499216 B1	ED.	20
USPAT		ם	ľΣ	ם	Ľ	Ľ	L		ш	19	6 US 6506672 B1	23	9
]	7	E]	1]	1	1	1	1	100000		1

US-PAT-NO:	6350668		
DOCUMENT-IDENTIFIER:	us 6350668 Bl		
JITLE:	low cost chip size package and method of fabricating the same	bricating the	

7

Drawing Description Text - DRTM (26):
FIGS. 10s to 10h refers to the third preferred embodiment FIG. 10s shows
wafer 301 and a chip 302 with peripherel chip contact pads 304.


FIG. 2 is a top plan view of a wafer 301 which contains numerous integrated circuit (10) chips 302. Adjacent chips are separated by borders 303 referred to a scribe lines. In the present embodiment, each IC chip contains the complete integrated circuit elements. At the top layer, the chip contains complete integrated circuit elements. At the top layer, the chip contains signals at a standard contact pads whereby connections for the input and output signals from the chip can be made. As shown in FIG. 3, these input and output contact pad regions, referred to as chip contact pads, are usually distributed in a ring like structure along the periphery of the chip and are illustrated as 304. An integrated circuit (IC) contains a large number of devices which are derived from transistors. In order to provide more functionality from the larger number of chip contact pads need to be accommodated along the periphery of the chip. Increasing the size of the chip in order to accommodate these large number of chip contact pads is not economically viable due to the fact that processed silicon area is very expensive. Thus, the trend has been towards decreasinn the size. these I/O pads on the entire surface of the chip by using redistribution layers. One embodiment of the present invention uses this general approach in closely spaced and small contact pads are difficult to connect to the world. Therefore, approaches have been developed for redistributing erred to as increasing the integration level of the integrated circuit. As integration level of the IC chip increases so does the number of required This is larger number of such devices need to be incorporated. Detailed Description Text - DETX (4): novel way chip, a l However, external

Detailed Description Text - DETX (10):


|| Serton : M. [Alexander] | O Change :] 題 Appleado | 图 Code prob. | El College | These include electro and electroless plating, evaporation using a mask, or printing of a metal paste through a stancil aperture. deposit a gold or solder stud bump. A detailed description of this process is contained in "Ball Bumping and Coining Operations for TAB and Flip Chip" by Lee Levine, Proc. Electronics Components and Technology Conference, 1997, pp metal shadow mask, or printing of a metal paste through a stencil aperture. Alternatively, a wire bonder can be used for bonding metal studs via a process referred to as "wire bonder stud bumping", wherein the wire bonder is used to 265-267 and references therein, which is incorporated herein by reference. Exemples of bump materials are 90/10 Pb/8n solder, 63/37 Pb/8n eutectic, and electrolessly plated nickel. For electroplated solder bumps, UM layer 310 could be configured from a combination of Cr and Cu layers. The Cr layer functions as an adhesion or glue layer whereas the Cu layer provides a Deposition of the metal bumps 311-1 can be done by several established techniques.

2 0 0

Stort



8e



쯊 FIG.

| Elitore M. | Acquiring : | © Descript : | Editor print | Elitor US 6,316,289 B1 FIG. 7 202 212 | BZ | Z | 0 0 0 0 | 0 0 0 514 0000000000 0000000000 0000000000 00000000000 504, Sheet 4 of 5 00000 218 **515**p 514 0000 0000 Nov. 13, 2001 90 218 8 00000 8 **S04**, 516 518 514 J.S. Patent 526 526 **S00** USPAT USPAT USPAT USPAT USPAT USPAT having a dimension as fine as 2.5 microns have been fabricated by electroforming. Other methods, such as screen emulsion and die cutting, may also be employed. Combinations of two or three of the foregoing techniques may be employed for better cost effectiveness, such as where both fine and larger openings and features are to be formed in the same metal membrane. materials that are used in conventional semiconductor wafer processing are used to form the fine openings and features, and electroplating or electroforming or electro-depositing is used to build up a thin metal foil. Precision openings features may be achieved by a third standoff layer 212, 212a, 212b, 212c form a laterally spaced away rel standoff feature around the pattern of openings 214, 216, but it is seary that a standoff feature completely surround any pattern of Method of forming fine-pitch interconnections employing standoff mask of stainless steel sheet 202 from the second side thereof to cavities it. The features of standoff layer 212, 212a, 212b, 212c are laterally sway from stencil openings 214, 216, 218. A first exemplary pattern of openings 214, 216 corresponding to contact pads of a first device on necessary that a standoff feature completely surround any pattern of anings. A standoff feature 212c is located in a central region of the tern of openings 214, 216, as is convenient where the pattern of openings, 216 is a peripheral pattern, to support that portion of standoff stencil during deposition, as is generally desirable where the pattern of holes is generall is thinner. A second pattern of openings 218 semiconductor water which are in four rows around the periphery thereof, two outer peripherel rows of 3-mil diameter openings 214 at a 6-mil pitch depositing 3-mil diameter, 4-mil high bumps of conductive material on the semiconductor wafer and has two inner peripheral rows of 2-mil diameter openings 216 at a 4-mil pitch for depositing 2-mil diameter, 4-mil high bumps of conductive material on the semiconductor wafer. Standoff features 212 and nown as being in one row around the periphery of a device, and a second ro of openings 218 are shown as being in a rectangular array. In any openings 218 may be of like diameter and/or pitch or of mixed diameter: pitch, and may be of the same or different diameter and/or pitch as 198 214, 216, but are also for depositing 4-mil high bumps of conductive Then, a pattern of stencil openings 214, 216, 218 corresponding to the pattern, for example, of contact pads on the semiconductor wafer with which standoff stencil 200 is to be utilized, is etched through the 2-mil thick In this technique, the same photo-resist contact pads of second and third devices on the semiconductor U 28 EAST Browser - L17: [42] 15 and 16 | US 6316289 B1 | Tag: S | Doc: 13/42 (SORTED) | **Σ Σ** Þ Σ ш ם ם ш finest Second and third exemplary patterns of Description Text - DETX (26): Description Text - DETX (27): US 6316289 BL ш шш as electroforming. ם ם 19 19 **78** 14 DOCUMENT-IDENTIFIER: BI us 6492252 B1 US 6483330 B1 US 6350668 BI US 6329606 B1 6316289 B1 6499216 6388322 example, to M Stert | S & S I may US-PAT-NO: 204, 204 Detailed Detailed Detailed of pattern UB or r water, **◎ 15 15 .*** 平个中



USPAT USPAT USPAT USPAT USPAT USPAT ĺΣ ĺΣ Σ b Ц Ľ u ט 24 37 57 9 13 38 US 6181569 BI US 6117694 A US 6046060 A US 6020220 A US 6017696 A 6012224 A US 5966593 A us 1.7 1.9 20

US-PAT-NO:

us 5966593 DOCUMENT-IDENTIFIER:

Method of forming a wafer level contact sheet having permanent z-axis material \cdot

Description Text - DETX (7)

the wafer I having a corresponding pattern to the pattern of contact pads of the chips 2 on the wafer 1. The second terminals 14 are also on the lower surface 12 of the base unit 7, and are grouped outside of the periphery of the first terminals 13. The second terminals 14 may form a ring around the first terminals 13, may be grouped substantially on one side of the first terminals, or may be distributed over the entire lower surface 12 of the hase unit 7 outside of the grouping of the first terminals 13. The second terminals 14 are connectable to the test signal generator 10 at contacts. terminals 13 are grouped in the center of the base unit 7, above

Detailed Description Text - DETX (170):

As a result, a blind via 72 is formed. Thereafter the inside of the well or via 72 is coated with a conductive metal 73 such as copper. Copper may be deposited by any suitable technique, such as, electroless plating, sputtering, evaporation, or deposition of a conductive coating which allows direct

electrodeposition


Description Text - DETX (177): Detailed


Suitable processes for forming the metal coating on the via include, but are not limited to a conventional electroless copper plating operation, sputtering, evaporation, or deposition of a conductive coating which allows direct electrodeposition, or any other suitable process. Additional electrolytically deposited copper may be added to thicken this deposit, thereby providing a more OKBX + + + + + 4 da Oog aa 44 dobka @ GGGGGGGGGGG

robust surface for additional process steps.

. E - CLAS Class n3 Current 1

₽





un Slat | [2] 色 图 [2] | [2] then this | [2] the party | O Champs | [2] they had | [3] then tone | [3] tone first | [3] the state | [4] the st

EAST Browser - L17; (42) 15 and 16 | US 5307705 A | Tag: S | Doc; 25/42 (50RTED) | Format : KWIC

	778.7	32000	2237	******	557 2399	5 000		
	E H	E+	E	E+	H	H	ee ik E∙	ŀ
90	PA	USPAT	PA	USPAT	USPAT	USPAT	PA	45000
Kind Codes South	USPAT	SD	USPAT	USPAT	ED.	g	USPAT	030000
								2000
80								Section.
00						ĺ		2000
								1000
1								3000
								1
				<u> </u>				32.33
					ш		L	XX. 35
	•			Ϊ				1
	ш	ш	L	L	L	ш	L	
	15	15	15	IS	15	15	b	100
			-	_	_	_		200
•		ם					L	1000
	1-3		_			-		A. 1800
	П	L	Ľ	Ľ	۲	ш	ᆫ	S. C. S.
	U	ш	L	U	ㅁ	L	L	Sec. 33.
	П	ш	נ	L	С			1277 Sept.
		Ľ	ш		ב	ш	L	2.00
C Pompan A Vale I Company	Ľ,	ш		п	Ц	ם	L	Section 5
								2000
6	_		~	_		S		Charles de
	37	뭐	57	13	3	16	œ.	000000000
2								0265,3400
	4	4	4	4	4	<	4	OMerced
3	00	Ö	96	4	Ε.	46	5	COORT
	909	022	765	222	655	355	778	000000000
	504	2021	0.0	00	96	95.	9	000000000
•	T9 0909609 V	US 6020220 A	US 6017696 A	US 6012224 A	US 5966593 A	4 US 5953594 A	88 US 5907785 A	THEODORNAL THE
	7					7		20000000
	19	20	2.1	22		24	64	200
200	N. C. San	annes.	227	3.22	·m			Ξ

5907785 US-PAT-NO:

◎ 整路 * 平 ↑ ↓ ±

Wafer with elevated contact substructures US 5907785 A DOCUMENT-IDENTIFIER: TITIE:

Summary Text - BBTX (4):

involves placing the chip inside a plastic package and coupling certain contact points on the chip with somewhat rigid conductive leads by means of a thin wire contact with the higher level of assembly, which again may be a printed circuit higher level of assembly, such as a printed circuit board. For such technique generally known as "A-wire" or "lead on thip" (LOC) bond. The leads are then bonded to corresponding contact pads on a printed circuit board, which thereby enables the chip to communicate with the board. In an alternative packaging scheme, generally referred to as "tape automated bonding" (TAB) the chip is mounted on a tape which is configured to also have In both LOC and TAB the leads establish the electrical paths by which of conductive leads, albeit somewhat flexible ones, which are used to make contact with conductive points around the <u>periphery</u> of the chip. The of the lead opposite to the connection with the chip is then used to make mounted on chip is series board.

Summary Text - BSTX (5): Brief

method of packaging in particular, is that TAB has been used for making connection with chip contact pads that are positioned around the periperhy of the chip, but not contact pads disposed in the central region of the chip. Many modern chips are now designed with their contact points in the center, as that particular arrangement tends to reduce the noise which may effect the operation of the electrical circuits contained within. TAB, therefore, is not well suited for use with chips configured with their contact points centrally higher level of assembly, such as a printed circuit board, to have a place for mounting the chip package which is larger than the chip itself. Since in both instances the chip, either by itself or when surrounded by a plastic package, will have the leads extend out from its periphery, the finished chip package will make a so-called "footprint" on the higher level of assembly that is necessarily larger than the chip itself. A further limitation of the TAB th such techniques generally require the a printed circuit board, to have a place for With regard to LOC and TAB, both such techniques located

Detailed Description Text - DETX (15):

After the formation of hump 32, wafer 20 is next costed with a blanket deposit of a thin conductor, which is then patterned in accordance with the form of the permanent conductors 26. Then the wafer is electroplated with copper, the resist is stripped, and an etch step is performed to expose the thin conductor. The resulting structure is shown in FIG. 4D, from which it will be seen that conductors 26 (including conductors 26 and 26b) have been formed over the surface of insulator costing 42 and bump 32, and surface conductor 44 is deposited in via 30 in contact with via contact 40.

D D D D Invisor

United States Patent [19]	[19]	Ξ	Patent Number:	5,907,785
Palagonia		[45]	Date of Patent:	May 25, 1999

WAFER WITH ELEVATED CONTACT SUBSTRUCTURES [54]

Inventor:

23

438/613 438/613 438/613 438/613 438/613 438/613 438/613

worth et al.

7/1991

Van Der Putten . Idaka et el.

2/1995 6/1995 6/1996 12/1996 1/1998

5,286,679 5,393,696 5,424,245 5,527,734 5,587,337 5,707,962

Chang et al.

International Business Machines Corporation, Armonk, N.Y. Anthony Michael Palegonia, Underhill, Vt. Assignee: 33

Appl. No.: 68/826,362 [21] 22

Attorney, Agent, or Firm-Robert A. Walsh, Esq.

Primary Examiner Kevin M. Picardat

Assistant Examiner—Deven Collins

Related U.S. Application Data Mar. 26, 1997 Filed:

Division of application No. 08/518,740, Aug. 24, 1995, Par. No. 5,874,762. <u>[</u>25

Int. Ci. [51] [52]

438/613, 118, 438/612, 615 438/613; 438/612; 438/615; 438/118 [58] Field of Search


U.S. CI.

References Cited [56]

438/613 438/615 438/615 438/613 U.S. PATENT DOCUMENTS 10/1979 Montes et al. ... 8/1982 Wood et al. ... 10/1985 Lakritz et al. . 3/1987 Smith 8/1990 Kondo et al. ... 4,172,907 4,346,124 4,545,610 4,647,959 4,948,754

Disclosed is a semiconductor wafer, and the method of making the same, the wafer being formed to have a multiplicity of raised contact pads on its surface. The contact pads plicity of raised contact pads on its surface. The contact pads are formed with conductors which are disposed on the surface of the wafer and which are coupled to internal circuity embedded in the wafer rough vias in the wafers surface. The contact packs are in a raised elevational rela-tionship relative to the surface conductors. After the wafer is formed on each individual chip, provide the contact points by which the chip can be bonded with maingly arranged contact pads on the higher level of assembly. fully processed, by dicing individual integrated circuit chips out of the wafer, each chip can then be mounted on a higher level of assembly, such as a printed circuit board. The raised contact pads originally formed on the wafer, and therefore H01L 21/44

3 Claims, 4 Drawing Sheets



AFEAST - [Default EAST Workspace (Flat Panel LANDSCAPE) wsp.1 当 [Ea Yew: Edit Total Window 出命 [D 译] 国 [名 [8] 配 [8] を [9] の			Market A.						Xel
一世 Drafts 一分 Pending	Seech Lis Bows	Queue Dear				li	á		
Active Sul: (19079) c						- 12	L. Culan V. Highight of hit tems middly	TA tem	is initially
(1691)	115 and 116								915
									14.74
-2 16: (14571) (205/50-333).CCLS. -2 17: (22) 13 and 16									
(16)									
10. (781) (204/224R).CCLS.									
2 111: (3) 110 not (15 or 17)									
112: (39498) electroplat5 or electrodeposit5									357
(41359)					•				W/S
									h ^{ir} i
Raved							1		25/%
Tagged (0)									- 27.0
enend ®									च
	FF DAS 1818 FF DOK OFF		manima. J						
U I PI P Document ID Issue Date Pages	ritie	Current OR	Current OR Current XRef Retrieval C		Invent	2 S		3	
T T T A1 A1 CIRCUIT IB MACCAE	ä	438/14	and agree upon the page.	Kline,	, Jerry D.	L D	ם		Ĺ
2	of making bondable	438/612	438/613	Koblis,	s, Mitchell	DE DE	ם	U U	U
2002008451620020704 13	Individualized low parasitic 257/666	257/666	257/691;	Efland	d, Taylor R. et	U E	ם		L
us 2001001177020010809 13	pue es	257/701	257/666:	Shon	Shen Mina-Fund	- -	1	- -	
L C C A1 method	he	1	257/E23.039;		היים היים היים היים היים היים היים היים	L)	ם		
5	301	438/619	438/623; 438/633	Romankiw, Taras	kiw, Lubomyr	D D	ם		ů. U
6	IC rerouting multiple package	257/697	257/293; 257/692;	Lin	Mou-Shiung et al.	E E	ш		Ü
	1	438/107	438/108;	Ho, C	Chung W.	D B	ם		UV. L
8 C C C C US 6548393 B1 20030415 28 Semiconductor	chip assembly	438/618	257/693;	Line	Charles W. C.	C E	u		
9	lecting r a matched set	438/14	438/106;	Kline,	, Jerry D.	<u> </u>	ם	<u>ם</u>	
10 C C C C US 6506672 B1 20030114 19 Re-metalli	zed aluminum bond	438/612	438/113;	Dagenais,	ais, Mario et al.	<u>12</u>	П		Ĺ
11	1	29/842	174/261;	Fjelstad,	tad, Joseph	L 	L		L
12		438/612	257/783	Lin,	Charles W. C. et	ב	L	L	Ĺ
pedwnd	conductive trace to a			al.	al.				7
/ the Cooper Sente		8.00						<u></u>	
🍅 Start 📗 💋 😂 🔞 🔃 🕒 🗎 🔞 Hoter - Hil. 📗 19 Exploring . 🏻 👁 Cassages . 🏻 🖪 Applicatio. 🗎 🐿 1004 pm3.	prod. [© New caso.] El 10018708.] El 10018708.] El 10018708.] El 10018708.] El 10048708.] El 10018708.	onana. E1onana	් මා ගොහෙය මාගදෙන	2. Bloomen. NEA		本間から1992日は月月日日記: 920PM	100	17.60	3:20 PM

22 EAST Browser - LG: (20) 4 and 5 | US 6319387 B1 | Tag: S | Doc: 4/20 (SORTED) | Format : KWIC 10/002,544 9/2003

_						-		-
d			184		USPAT	USPAT	USPAT	18
4	턴	턴	5	텅	15	B	Đ	٠
Sc	ď	a	d	a	a	2	à	30
30	USPAT	USPAT	USPATE	USPAT	8	25	23	
#3					-			,D
100								33
80								4
Kind Codes					0			
Ŏ								1
T								Ø
4								
×								1
					0			6,98
1003								16
A				L	ш	╚		1
23		<u> </u>						
**	179	17	u		177	1-7	1-3	C.
3	-	_	-	Ы	ㅁ	_	נ	
d & D. S. S. S. R. R.	<u>미</u> 미 명						-	1
S	D.	D.	D.	12				
200						ļ		
5	lm.	m			12	D.	D	
	_	_	_			-		/*
Г	17	173	1		1-	17	17	
		u	-	Ы	_	_	_	
	m	17	IT		17	m		
2000000	_		_		_		_	
9	Ü						U	Ü
ma		ļ						
72								
		i	-					
	L	L	ш	٥	ш,	L	Ľ	
0								
96								-
8	10		23	17	30	20	12	
DOM:	Ξ	<u></u>		-	Ω.	2	Г.	·
P								
18	N	N	N	1	-	-		
180	m	m	ď	m	m	m	4	
č	8	6	6	2	9	7	-	
	8	7	72	136	42	8	58	
18	7.6	96	65	13	62	97	32	
ĮŎ.	99	92	65	13	62	19	15	
Document ID 7 Pages 11 2		m	m		,	_	m	8
	US 6616828 BZ	us 6596149 B2	3 vs 6565729 B2	us 6319387 B1	5 Jus 6262426 B1	US 6197181 B1	US 6132587 A	
	**	C00000			1	13		
4		2						1
387	100	172	577 E		118	1.00	1.00	

6319387 US-PAT-NO:

B us 6319387 DOCUMENT-IDENTIFIER: TITE

Copper alloy electroplating bath for microelectronic pplications

KWIC

Summary Text Brief

In this equation, R and C are, respectively, an equivalent resistance and capecitance for the interconnect path, and I.sub.GAT and V.sub.SAT are, respectively, the saturation (maximum) current and the drain-to-source potential at the onset of current saturation for the transistor that applies a signal to the interconnect path. The path resistance is proportional to the saststivity, tho., of the conductor material. The path capacitance is proportional to the relative dislettic permittivity, K.sub.s., of the dislettic permittivity, K.sub.s., of the dislettic material. A small value of teu. requires that the interconnect line carry a current density sufficiently large to make the ratio V.sub.SAT//R.sub.SAT small. It follows, therefore, that a low-rho. conductor that can carry a high current density and a low-K.sub.e dislettic should be utilized in the manufacture of high-performance integrated circuits.

Current US Cross Reference Classification - CCXR (2): 205/123

United States Patent Krishnamoorthy et al. (22)

સ્

6,319,387 B1 Nov. 20, 2001 S Date of Patent: Patent No.: (10)

> COPPER ALLOY ELECTROPLATING BATH FOR MICROELECTRONIC APPLICATIONS ₹ €

Davk J. Duquette, Loudonville; Shyam P. Murarka, Clifton Park, all of NY (US) laventors: Ahlla Krisbnamoorthy, Menands;

શ

205/135

٠ 5,192,403 5,196,096 5,223,118 5,234,573 5,308,736 5,316,974 5,364,510

> Semitool, Inc., Kalispell, MT (US) Assignee: Ē

(List continued on next page.) OTHER PUBLICATIONS

11/1994

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. Notice: 0

FA Lowenheim, Electroplating, McGraw-Hill Book Co., New York, pp 120-121, 1978 month of publication not available.*

Willard et al., Instrumental Methods of Analysis, 5th ed., 1974 no month, pp. 647-656.

Appl. No.: 09/386,772 3

Aug. 31, 1999 Filed:

3

Related U.S. Application Data

3 8

Primary Examiner—Kalbryn Gorgos Assistant Examiner—William I. Leader Admens, Agent, or Firm—Christeusen O'Comor Johnson Kindness PLLC

Continuation of application No. PCT/USS9/14939, filed on Jula. 50, 1999 Jula. 50, 1999 Provinceal application No. 60/091,691, filed on Jun. 30, 1998, and novekinnal application No. 60/114/512, filed on Dec. 51, 1998.

205/240; 205/106; 205/123; 205/239 C25D 3/58 U.S. CI. Int. CL.

A metallized structure for use in a microelectronic circuit is set forth. The metallized structure comprises a dielectric layer, an ultra-thin film bonding layer disposed exterior to layer, an ultra-thin tim bonumg sayer suspenses the dielectric layer, and a low-Me concentration, copper-Me the dielectric layer, and a low-me ultra-thin film bonding

ABSTRACT

alloy layer disposed exterior to the ultra-thin film bonding layer. The Me is a metal other than copper and, preferably, is zinc. The concentration of the Me is less than about 5

References Cited

99

205/240 U.S. PATENT DOCUMENTS 6 • 4/1973 Detike et el. ...
13 • 9/1973 Losi et al.
11 10/1973 Examan et al.
15 11/1973 Auston.
15 11/1979 Tench et al.
15 11/1979 Tench et al.
16 11/1990 Redasch.
11/1990 Redasch. 3,878,066 3,904,493 4,055,751

stomic percent, preferably less than about 2 stomic percent, and even more preferably, less than about 1 stumic percent. In a preferred embodiment of the metallized structure, the dielectric layer, ultra-thin film bonding layer and the copper-


another. If desired, a primary conductor, such as a film of copper, may be formed exterior to the foregoing layer sequence. The present invention also contemplates methods for forming the foregoing structure as well as electroplating baths that may be used to deposit the copper-Me alloy layer.

Me alloy layer are all disposed immediately adjacent one

4/1990 8/1990 3/1992 9/1992 4,090,926 4,132,605 4,146,437 4,181,760 4,235,648 4,917,774 4,948,473 5,098,544 5,151,168

12 Claims, 10 Drawing Sheets

Braman et al. . Gilton et al. .



ASINT NO CONTROL OF THE STATE O

젊! EAST Browser - LG: (20) 4 and 5 | US 6565729 B2 | Tag: S I Doc: 3/20 (SURTED) | Format : KWIC

7	2000000	-97.000	134.3	* 4		5.50	. 23	
3	5	ij	E	E	5	E	5	
So	ă	USPAT	USPAT	USPAT	USPAT.	2	USPAT	
Sour	USPAT	USPAT	5	3	3	USPAT	5	Ç,
				-		Ī		
4					•			Č.
ą					İ			
ပ္ပ				m	Ì			
Kind Codes					ļ			b
S								
×		i			ĺ			h
W.		ļ			ļ .	L		
	,	m			ш	ㅁ	ㅁ	338
		-		_	_	_	_	C
T S C B	u	ш	L	U	ㅁ	ш	u	C.
	_	_	_	Ľ	_	<u></u>	_	
	D.	ıΣ	ıΣ	口			U	O
W	12	LZ	12	-	L.	ш	ш.	
				667	167	14.	653	
Z			L	ĽΣ	ľΣ	D.	DΣ	×
	173	u		17	1	ם	173	3
		_	-	-	_	-	-	þ
					П			
	12.7	177		1-1	1-3	100	177	۱
	L	ш	ч	ľ	ш	<u>L</u>	ב	
X		ם	L			ш		Š.
2//		<u>u</u>		ם ם ם ם			נו	٨
	ш	L	L	Ľ	L	L	ш	
2								S
6								
A	9	Q	23	17	30	20	12	
5								
Ω			١	١.				
Document ID V Pages 1 71 3	B	Ä	Ä	E	<u>E</u>	8	∢	Ŋ.
ć	8	9	6	37	92	7	37	
Ě	98	91,	5	936	24.	7	256	
ថ្ក	13	59	26	31	562	19.	13,	
ă	ق	ő	افا	9	δύ	Ġ.	6	
	1 US 6616828 BZ	2 . US 6596149 B2	g 6265729 B2	us 6319387 B1	5 W 6262426 BI	23	US 6132587 A	
		2.5						
		×	m	4		S.		1

6565729 US-PAT-NO:

* BMO

us 6565729 BZ DOCUMENT-IDENTIFIER:

ች ጎ ↓

眘

Method for electrochemically depositing metal

semiconductor workpiece

Summary

resistivity, .tho., of the conductor material. The path capacitance is proportional to the relative <u>dielectric</u> permittivity, K. sub.e, of the <u>dielectric</u> material. A small value of .tau. requires that the interconnect line carry a current density sufficiently large to make the ratio V. sub.sAT/AR. sub. SAT small. It follows therefore, that a low-.rho. conductor which carry a high current density and a low-K, sub.e <u>dielectric</u> must be utilized in the manufacture of high-performance integrated circuits. respectively, the saturation (maximum) current and the drain-to-source potential at the onset of current saturation for the transistor that applies signal to the interconnect path. The path resistance is proportional to the resistance and for the interconnect path and I. sub. SAT and V. sub. SAT are, an equivalent respectively, R and C are, this equation, capacitance

Cross Reference Classification - CCXR (2): zo5/123 Current

United States Patent Chen et al (12)

(38)

METHOD FOR ELECTROCHEMICALLY DEPOSITING METAL ON A SEMICONDUCTOR WORKPIECE

₹

US 6,565,729 B2 *May 20, 2003 (45) Date of Patent: 9

Patent No.:

× 6

References Cited 8

U.S. PATENT DOCUMENTS 2/1925 Pinnery 1,526,644 A

: Linlin Chen, Plazo, TX (US); Gregory J. Wilson, Kalispell, MT (US); Paul R. McRugh, Kalispell, MT (US); Robert A. Weaver, Whitefish, MT (US); Thomas L. Ritzdorf, Big Fock, MT

Inventors:

છ

FOREIGN PATENT DOCUMENTS (List continued on next page.)

(List continued on next page.) 2 285 174 A 12/1994

B

Subject to any disclaimer, the term of this patent is extended or adjusted under 35

Semitool, Inc., Kalispell, MT (US)

Assignee:

Ē €

6

Notice:

patent is extended or adjusted under U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

U.S. patent application Ser. No. 09/694,413, Chen, filed Oct. 23, 2000. OTHER PUBLICATIONS

(List continued on next page.)

Primary Examiner—Nam Nguyen Assistant Examiner—Wesley A. Nicolas (74) Attorney, Agent, or Firm—Perkins Coie LLP

ABSTRACT

Related U.S. Application Data

3

8

Prior Publication Data US 2002/0008034 A1 Jan. 24, 2002

ଞ

Dec. 7, 2000

Filed:

Appl. No.: 09/732,513

3 3

semiconductor wordpiece. In an embodiment, an alkaline electrolytic copper land his used to electroplate copper directly onto a seed layer, electroplate copper directly onto a barrier layer material, or enhance an ultra-thin copper seed layer which has been deposition on the user in earth of the seed layer twing a deposition process such as PVD. The resulting copper tayer provides as excellent conformal copper coaling that fills twenthes, visat, and other microstructures in the workpiece. When used for seed layer enhancement, the resulting copper seed layer provide at excellent conformal copper coating that allows the microstructures to be filled with a copper layer having good uniformity using electrochamical deposition techniques. Further, copper layers that we descriptized in the discloser manner stabibit low sheet resistance and are disclosed manner stabibit low sheet resistance and are such as a A process for metallization of a workpiece, readily annealed at low temperatures. Continuation of application No. 09/387/1999, filed on Aug. 31, 1999, now Pat. No. 6477/239, which is a continuation of application No. PCT/US99/05306, filed on Man. 22, 1999, which is a continuation-laps for of application No. 09/045, 245, filed on Mar. 20, 1998, now Pat. No. 64/197/161, and a continuation of application No. PCT/USO0/10120, filed on May 15, 1998, provisional application No. 60/082/60, filed on May 15, 1998, provisional application No. 60/182/160, filed on May 12, 1999, provisional application No. 60/182/160, filed on July 12, 1999, provisional application No. 60/182/167, filed on Aug. 12, 1999, provisional application No. 60/182/160, filed on July 13, 1999, pand provisional application No. 60/182/160
 663, filed on May 24, 2000.


59 Claims, 28 Drawing Sheets

205/82, 205/96, 205/96, 205/96, 205/97, 205/133, 205/133, 204/2016, 7, 427/255, 13, 427/255, 12, 427/430, 1, 438/758

C25D 21/12

Int. Cl. U.S. C.

38



MARTHER BERNESS (1) BEAL